

67,200-1103  
2002-1144

METHOD FOR INTEGRATED MANUFACTURING OF SPLIT  
GATE FLASH MEMORY WITH HIGH VOLTAGE MOSFETS

FIELD OF THE INVENTION

001 This invention generally relates to microelectronic integrated circuit (IC) semiconductor device fabrication and more particularly to a method for integrated manufacturing of split gate flash memory with high voltage MOSFETS.

BACKGROUND OF THE INVENTION

002 With increasing demands for embedded memory type structures, mixed-signal circuits, and system on chip (SOC) IC design, it has become necessary to form multiple transistor structures on a single die to achieve integrated functioning of the different transistor structures. For example, transistors with different structures and functions typically operate under different current and voltage parameters requiring different processing steps for the various transistors. For example, in the formation of high Voltage MOSFETS, for example operating at Voltages higher than about 30 Volts, for example, about 40 to about 60 Volts, the gate oxide is required to be much thicker

67,200-1103  
2002-1144

for proper operation and to avoid dielectric breakdown.

003 On the other hand, split gate flash memory MOSFETS require oxide layers which involve thermal processing cycles including oxide and nitride depositions that are incompatible with the formation of other types of transistors formed on the same process wafer and within the same die, for example in embedded memory applications, including high voltage MOSFETS. The incompatible processes require different and separate processing steps which add to the cost of production including increased cycle time to decrease wafer throughput. In addition, the thermal cycles required by separate process may have an adverse effect on different types of transistors, for example by undesirably subjecting one transistor type in the embedded or integrated device to thermal cycling processes which have an adverse effect on, for example, dopant profiles, thereby altering electrical properties.

004 Thus, there is a need in the semiconductor manufacturing art for improved processing methods for integrating the processing methods for the formation of embedded devices to

67,200-1103  
2002-1144

increase throughput and improved device reliability.

005 It is therefore an object of the invention to provide an improved processing method for integrating the processing methods for the formation of embedded devices including high Voltage MOSFETS and split gate flash memory to increase throughput and improved device reliability while overcoming other shortcomings and deficiencies of the prior art.

#### SUMMARY OF THE INVENTION

006 To achieve the foregoing and other objects, and in accordance with the purposes of the present invention, as embodied and broadly described herein, the present invention provides a method for integrated processing of an embedded high Voltage MOSFET device with a split gate MOSFET device.

007 In a first embodiment, the method includes providing a silicon substrate comprising a first device active region and a second active device region said first and second active device regions comprising a first polysilicon layer overlying the silicon substrate and a silicon nitride layer overlying the

67,200-1103  
2002-1144

first polysilicon layer; photolithographically patterning and etching through a thickness portion of the silicon nitride layer to expose a polysilicon portion of the first polysilicon layer in the second active device region; growing a first portion of an oxide layer overlying the polysilicon portion while blocking oxide growth over the first active region; etching selected portions of the silicon nitride layer and first polysilicon layer to form exposed portions of the silicon substrate over the first active region while leaving the second active region unetched; and, thermally growing a gate oxide layer over the exposed portions of the silicon substrate in the first active region to a predetermined thickness while simultaneously growing a second portion of the oxide layer over the second active region to form the oxide layer at a final predetermined thickness.

008      These and other embodiments, aspects and features of the invention will be better understood from a detailed description of the preferred embodiments of the invention which are further described below in conjunction with the accompanying Figures.

67,200-1103  
2002-1144

#### BRIEF DESCRIPTION OF THE DRAWINGS

009 Figures 1A-1H are cross sectional side views of a portion of an embedded high Voltage semiconductor device and a split gate flash memory device at parallel manufacturing stages according to embodiments of the present invention.

0010 Figure 2 is a process flow diagram including several embodiments of the present invention.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

0011 Referring to Figure 1A is are shown juxtaposed cross sectional representations of portions of a process wafer. For example, wafer portion A, representing a portion of a high Voltage (HV) device region is shown juxtaposed to wafer portion B, representing a portion of a flash memory cell including a portion of a split gate MOSFET whereby wafer portions A and B are shown at parallel stages in an integrated manufacturing process. It will be appreciated that wafer portions A and B of the process wafer represent parallel stages in manufacture showing the parallel effects of processing steps of the exemplary embodiment of the present invention.

67,200-1103  
2002-1144

0012 Shown in Figure 1A, portion A, are field oxide (FOX) LOCOS isolation structures 14A, 14B, 14C, and 14D formed overlying silicon substrate 12 including doped P-Well regions 12A and 12B, and HV N-well doped region 12C. The FOX LOCOS isolation structures are formed following formation of the doped regions, for example by first patterning an overlying silicon nitride layer to expose selected portions of the silicon substrate 12 and performing a wet or dry furnace oxidation growth process at a temperature of about 850 °C to about 1050 °C, more preferably about 900 °C followed by nitride stripping to leave the birds beak shaped LOCOS FOX structures. Although not shown, following growth of the LOCOS FOX structures and nitride stripping, a sacrificial oxide layer (not shown) from about 200 Angstroms to about 400 Angstroms may optionally be grown over the exposed silicon regions of substrate 12.

0013 Still referring to Figure 1A, wafer portion B, shown in an expanded view for clarity, includes a gate oxide layer 13, of about 50 Angstroms to about 150 Angstroms in thickness, formed overlying silicon substrate 12, thermally grown by conventional

67,200-1103  
2002-1144

wet or dry methods, for example in a dry furnace of rapid thermal oxidation (RTO) process or an in-situ steam generated (ISSG) process carried out at a temperature of about 800 °C to about 1050 °C.

0014 Still referring to Figure 1A, a polysilicon layer 16, is blanket deposited over the process wafer surface including both A and B wafer portions using, for example LPCVD including surface thermal decomposition of a silane ( $\text{SiH}_4$ ) precursor at a temperature of about 550 °C to about 650 °C followed by annealing in an inert gas, e.g., nitrogen at a temperature of about 800 °C to about 950 °C. Preferably, the polysilicon layer 16 is deposited (grown) to a thickness of about 1000 Angstroms to about 2000 Angstroms, for example about 1500 Angstroms.

0015 Referring to Figure 1B, according to an aspect of the invention a silicon nitride (e.g.,  $\text{Si}_3\text{N}_4$ ) layer 18 is blanket deposited over wafer portions A and B over the polysilicon layer 16 in contrast with prior art methods of first carrying out patterning and etching the polysilicon layer 16 over active areas in the HV device area (wafer portion A). The silicon

67,200-1103  
2002-1144

nitride layer 18 is preferably deposited by an LPCVD process to a thickness of about 1000 Angstroms to about 3000 Angstroms, for example, about 2000 Angstroms at a temperature of about 750 °C to about 850 °C.

0016 Referring to Figure 1C, following deposition of the silicon nitride layer 18, a photolithographic patterning process (overlying photoresist layer not shown) followed by a wet or dry etching process, preferably a dry reactive ion etch (RIE) process, is carried out over wafer portion B to etch through the thickness of the silicon nitride layer 18 to form opening 22 and expose the underlying polysilicon layer 16 which forms the upper portion of a subsequently formed polysilicon electrode in a split gate MOSFET. Following the etching process to expose a portion of the polysilicon layer 16, optionally an ion implantation process may be carried out by known processes to implant N-type dopants, for example phosphorous into the exposed polysilicon portion to reduce a polysilicon sheet resistance. In addition, preferably, following stripping of the photoresist layer (not shown) used in the patterning process, the wafer process surface is cleaned, for example using a cleaning process



67,200-1103  
2002-1144

including at least one of an HF dip, an SC-1 ( $\text{NH}_4\text{OH}$ ,  $\text{H}_2\text{O}_2$ ,  $\text{H}_2\text{O}$ ) dip, and an SC-2 ( $\text{HCl}$ ,  $\text{H}_2\text{O}_2$ ,  $\text{H}_2\text{O}$ ) dip to remove any remaining residues and contaminants including residual oxides over the exposed polysilicon surface prior to the subsequent step of growing a thermal oxide over the exposed polysilicon layer portion.

0017 Referring to Figure 1D, according to another aspect of the invention a thermal oxide (e.g.,  $\text{SiO}_2$ ) layer 24A is grown over the exposed polysilicon portion at the bottom of opening 22 by a furnace oxidation method including either a wet or dry oxidation process, for example a wet oxidation process including in-situ generated steam at a temperature of about 850 °C to about 1050 °C, for example about 900 °C, to a thickness of about 800 Angstroms to about 1200 Angstroms, for example about 1000 Angstroms. While the oxide thickness 24A in a preferred method of forming the split gate MOSFET is more preferably deposited to a thickness of about 2000 Angstroms in forming a polysilicon gate electrode, according to an aspect of the invention, the oxide growth step is advantageously separated into two separate steps to grow a first portion e.g., 24A followed later by growth

67,200-1103  
2002-1144

of a second portion simultaneously with formation of the HV device gate oxide in wafer portion A as explained below.

0018 Referring to Figure 1E, a photolithographic patterning process followed by an etching process is carried out to etch through selected portions of the silicon nitride layer 18 and the polysilicon layer 16 to expose active area portions of the silicon substrate in wafer portion A including active regions overlying the P-well portion 12B and HV N-well (HVNW) portion 12C. During the etching process, photoresist layer e.g., 20A protects the wafer portion B and selected portions of wafer area A. For example, the etching process is preferably a dry (RIE) etching process including a chlorofluorocarbon and optionally, an oxygen etching chemistry. It will be appreciated that an etching chemistry including HBr and  $\text{Cl}_2$  may be optionally used for etching the polysilicon portion.

0019 Referring to Figure 1F, following the RIE etching process to expose active area portions in wafer portion A, the photoresist layer 20A is stripped and a thermal oxide layer 26 is grown over exposed portions of the silicon substrate 12 in

67,200-1103  
2002-1144

wafer portion A and simultaneously grown over previously deposited oxide layer 24A in wafer portion B to form oxide layer 24B. The oxide layer is preferably thermally grown by a wet or dry furnace process, more preferably a wet oxidation process including in-situ generated steam at a temperature of about 850 °C to about 1050 °C, for example about 900 °C, to a thickness of about 950 Angstroms to about 1050 Angstroms, more preferably about 1000 Angstroms. The thickness of the thermal oxide layer e.g., 26 in wafer portion A and 24B in wafer portion B, is an important aspect of the invention since the thermal oxide layer 26 forms a gate oxide for the HV device as well as forming the final preferred thickness of the oxide layer e.g., 24B by adding to the thickness of the previously formed oxide layer e.g., 24A to form a total predetermined thickness of about 1800 to about 2200 Angstroms, more preferably about 2000 Angstroms.

0020 Referring to Figure 1G, a photoresist layer 20B is deposited over the active portion of the process wafer portion A to protect the gate oxide layer 26, followed by RIE etching to remove remaining portions of silicon nitride layer 18 and polysilicon layer 16 over wafer portion A and selected portions

67,200-1103  
2002-1144

of polysilicon layer 16, using the oxide layer 24B as a hard mask over wafer portion B to form a polysilicon gate electrode, for example a polysilicon floating gate electrode e.g., 28 from polysilicon layer 16 including overlying oxide layer 24B forming an oxide spacer.

0021 Referring to Figure 1H, following stripping photoresist layer 20B, conventional masking and ion implantation processes as are known in the art are carried for forming source and drain regions, e.g., 30A, 30B, and 30C including N+, and P+ doping regions over wafer portion A as are known in the art. In addition, another thermal oxide growth process is preferably carried to form an inter-poly oxide layer e.g., 24C over exposed polysilicon sidewall portions of the polysilicon electrode 28 in wafer portion B. A second polysilicon layer is then blanket deposited over the process surface according to an LPCVD method to a thickness of about 1000 to about 2000 Angstroms. Optionally, the second polysilicon layer may be deposited as an amorphous polysilicon layer a PECVD process together with in-situ doping. For example, an n type dopant is added in-situ in a CVD amorphous silicon deposition process carried out at

67,200-1103  
2002-1144

temperatures of less than about 580 °C to avoid crystallization, for example adding dopant gas, such as phosphine (PH<sub>3</sub>) during the deposition process. Following formation of the second polysilicon layer a conventional photolithographic patterning and etching process is carried to form polysilicon electrodes e.g., 34A in wafer portion A and 34B in wafer portion B, for example a wordline polysilicon electrode portion in a split gate configuration.

0022 Thus, according to embodiments of the present invention, a cost effective method including the same overall thermal budget for producing a split gate memory device has been presented including integrated parallel manufacturing of a HV MOSFET the overall process requiring fewer steps compared to separate processes for forming the split gate and HV MOSFET devices thereby increasing a wafer throughput. In addition, reliable operation of both the split gate flash memory device and the HV MOSFET device are achieved with adverse effect to doping profiles. In one embodiment, the embedded HV device preferably operates at a voltage of from about 40 Volts to about 60 Volts in conjunction with the split gate flash memory device,

67,200-1103  
2002-1144

for example, to accomplish erase operations.

0023 Referring to Figure 2 is shown a process flow diagram including several embodiments of the present invention. In process 201, a silicon wafer is provided including wafer region A having HV MOSFET device active regions with adjacent isolation structures and wafer region B including split-gate MOSFET memory cell regions. In process 203, a polysilicon layer followed by a silicon nitride layer is blanket deposited over the process surface. In process 205, a photolithographic patterning and etching process is carried out to etch through a thickness portion of the silicon nitride layer to expose a portion of the underlying polysilicon area in wafer portion B. In process 207, a first portion of an oxide spacer layer overlying the exposed polysilicon portion in wafer portion B is thermally grown. In process 209, a photolithographic patterning and etching process is carried to etch through a remaining polysilicon layer thickness to expose portions of the silicon wafer in HV active device region in wafer portion A. In process 211, a gate oxide is thermally grown over the exposed silicon wafer portions in wafer portion A while simultaneously growing a second portion of

67,200-1103  
2002-1144

the oxide spacer layer in wafer portion B to achieve a final predetermined thickness of both the gate oxide and oxide spacer. In process 213, a photolithographic and etching process is carried out to remove remaining silicon nitride layer and polysilicon layer portions over wafer portion A while simultaneously etching through the silicon nitride layer and polysilicon layer portions in wafer portion B to form a first polysilicon gate electrode. In process 215, subsequent processes to form polysilicon electrodes are undertaken including growing an inter-poly oxide layer over the first polysilicon gate electrode in wafer portion B followed by deposition of second polysilicon layer over both wafer portions A and B followed by a photolithographic and etching process to form polysilicon electrodes over both wafer portions A and B.

0024 The preferred embodiments, aspects, and features of the invention having been described, it will be apparent to those skilled in the art that numerous variations, modifications, and substitutions may be made without departing from the spirit of the invention as disclosed and further claimed below.